1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
|
#!/usr/bin/env python3
import subv
import bits
instr_map = {
'opr': ('r', 0x33),
'load': ('i', 0x03),
'opi': ('i', 0x13),
'jalr': ('i', 0x67),
'store': ('s', 0x23),
'branch': ('b', 0x63),
'lui': ('u', 0x37),
'auipc': ('u', 0x17),
'jal': ('j', 0x6f),
}
def pack_u(instr):
(op, rd, imm) = instr
op = bits.u(subv.untag(op), 7)
rd = bits.u(subv.untag(rd, 'rd'), 5)
if not subv.is_lref(imm):
imm = bits.i(subv.untag(imm, 'imm20'), 20)
return [op, rd, imm]
def pack_i(instr):
(op, sub, rd, rs, imm) = instr
op = bits.u(subv.untag(op), 7)
sub = bits.u(subv.untag(sub, 'subop'), 3)
rd = bits.u(subv.untag(rd, 'rd'), 5)
rs = bits.u(subv.untag(rs, 'rs'), 5)
if not subv.is_lref(imm):
imm = bits.i(subv.untag(imm, 'imm12'), 12)
return [op, rd, sub, rs, imm]
def pack_s(instr):
(op, sub, rs1, rs2, imm) = instr
op = bits.u(subv.untag(op), 7)
sub = bits.u(subv.untag(sub, 'subop'), 3)
rs1 = bits.u(subv.untag(rs1, 'rs'), 5)
rs2 = bits.u(subv.untag(rs2, 'rs'), 5)
if not subv.is_lref(imm):
imm = bits.i(subv.untag(imm, 'off12'), 12)
imm_lo = bits.slice(imm, 4, 0)
imm_hi = bits.slice(imm, 11, 5)
else:
label = subv.untag(imm, 'off12')
imm_lo = (label, 5, 'off12')
imm_hi = (label, 7, 'off12>>5')
return [op, imm_lo, sub, rs1, rs2, imm_hi]
def pack_j(instr):
(op, rd, imm) = instr
op = bits.u(subv.untag(op), 7)
rd = bits.u(subv.untag(rd, 'rd'), 5)
if not subv.is_lref(imm):
imm = bits.i(subv.untag(imm, 'off21'), 21)
if imm & 0b1 == 1:
raise ArgumentError("J-type offsets have to be halfword-aligned")
imm_lo = bits.slice(imm, 10, 1)
imm_11 = bits.slice(imm, 11, 11)
imm_hi = bits.slice(imm, 19, 12)
imm_20 = bits.slice(imm, 20, 20)
else:
label = subv.untag(imm, 'off21')
imm_lo = (label, 10, 'off21>>1')
imm_11 = (label, 1, 'off21>>11')
imm_hi = (label, 8, 'off21>>12')
imm_20 = (label, 1, 'off21>>20')
return [op, rd, imm_hi, imm_11, imm_lo, imm_20]
def pack_b(instr):
(op, sub, rs1, rs2, imm) = instr
op = bits.u(subv.untag(op), 7)
sub = bits.u(subv.untag(sub, 'subop'), 3)
rs1 = bits.u(subv.untag(rs1, 'rs'), 5)
rs2 = bits.u(subv.untag(rs2, 'rs'), 5)
if not subv.is_lref(imm):
imm = bits.i(subv.untag(imm, 'off13'), 13)
if imm & 0b1 == 1:
raise ArgumentError("B-type offsets have to be halfword-aligned")
imm_lo = bits.slice(imm, 4, 1)
imm_md = bits.slice(imm, 10, 5)
imm_11 = bits.slice(imm, 11, 11)
imm_12 = bits.lice(imm, 12, 12)
else:
label = subv.untag(imm, 'off13')
imm_lo = (label, 4, 'off13>>1')
imm_md = (label, 6, 'off13>>5')
imm_11 = (label, 1, 'off13>>11')
imm_12 = (label, 1, 'off13>>12')
return [op, imm_11, imm_lo, sub, rs1, rs2, imm_md, imm_12]
def format(iter):
for line in iter:
line = subv.parse(line)
if line['type'] == 'instr':
instr = line['instr']
op = instr[0]
if len(op) != 2:
raise ValueError("instruction without op label")
(op, label) = op
if label not in instr_map:
raise ValueError("unknown instruction label: {}".format(label))
(format, expected) = instr_map[label]
if op != expected:
raise ValueError("opcode {} doesn't match label {} (expected {})"
.format(op, label, expected))
if format == 'u':
out = pack_u(instr)
elif format == 'i':
out = pack_i(instr)
elif format == 's':
out = pack_s(instr)
elif format == 'j':
out = pack_j(instr)
else:
raise NotImplementedError()
yield subv.format_instr(out)
else:
yield line['raw']
if __name__ == '__main__':
import sys
for line in format(sys.stdin):
print(line)
import unittest
class TestPackers(unittest.TestCase):
def test_pack_u(self):
final = pack_u([(0x37, 'lui'), (5, 'rd', 't0'), (0x10010, 'imm20')])
self.assertEqual(
final,
[(0x37, 7), (0x5, 5), (0x10010, 20)]
)
self.assertEqual(bits.concat(*final)[1], 32)
label = pack_u([(0x37, 'lui'), (5, 'rd', 't0'), ('pos', 'imm20')])
self.assertEqual(
label,
[(0x37, 7), (0x5, 5), ('pos', 'imm20')]
)
def test_pack_i(self):
final = pack_i([
(0x13, 'opi'),
(0, 'subop', 'add'),
(6, 'rd', 't1'),
(0, 'rs', 'x0'),
(0x65, 'imm12'),
])
self.assertEqual(
final,
[(0x13, 7), (6, 5), (0, 3), (0, 5), (0x65, 12)]
)
self.assertEqual(bits.concat(*final)[1], 32)
def test_pack_s(self):
final = pack_s([
(0x23, 'store'),
(2, 'subop', 'word'),
(5, 'rs', 't0'),
(6, 'rs', 't1'),
(0, 'off12'),
])
self.assertEqual(
final,
[(0x23, 7), (0, 5), (2, 3), (5, 5), (6, 5), (0, 7)]
)
self.assertEqual(bits.concat(*final)[1], 32)
label = pack_s([
(0x23, 'store'),
(2, 'subop', 'word'),
(5, 'rs', 't0'),
(6, 'rs', 't1'),
('home', 'off12'),
])
self.assertEqual(label, [
(0x23, 7),
('home', 5, 'off12'),
(2, 3),
(5, 5),
(6, 5),
('home', 7, 'off12>>5'),
])
class TestE2E(unittest.TestCase):
def test_e2e(self):
from io import StringIO
from textwrap import dedent
inp = dedent('''\
== code 0x80000000
main:
# load 0x10010000 (UART0) into t0
37/lui 5/rd/t0 0x10010/imm20
# store 0x48 (H) in UART0+0
13/opi 0/subop/add 6/rd/t1 0/rs/x0 48/imm12
23/store 2/subop/word 5/rs/t0 6/rs/t1 0/off12
# store 0x65 (e) in UART0+0
13/opi 0/subop/add 6/rd/t1 0/rs/x0 65/imm12
23/store 2/subop/word 5/rs/t0 6/rs/t1 0/off12
# store 0x6c (l) in UART0+0
13/opi 0/subop/add 6/rd/t1 0/rs/x0 6c/imm12
23/store 2/subop/word 5/rs/t0 6/rs/t1 0/off12
# store 0x6c (l) in UART0+0
13/opi 0/subop/add 6/rd/t1 0/rs/x0 6c/imm12
23/store 2/subop/word 5/rs/t0 6/rs/t1 0/off12
# store 0x6f (o) in UART0+0
13/opi 0/subop/add 6/rd/t1 0/rs/x0 6f/imm12
23/store 2/subop/word 5/rs/t0 6/rs/t1 0/off12
# store 0x0a (\\n) in UART0+0
13/opi 0/subop/add 6/rd/t1 0/rs/x0 0a/imm12
23/store 2/subop/word 5/rs/t0 6/rs/t1 0/off12
# jump back up to the top
6f/jal 0/rd/x0 main/off21
''')
out = dedent('''\
== code 0x80000000
main:
# load 0x10010000 (UART0) into t0
37/7 05/5 10010/20
# store 0x48 (H) in UART0+0
13/7 06/5 00/3 00/5 48/12
23/7 00/5 02/3 05/5 06/5 00/7
# store 0x65 (e) in UART0+0
13/7 06/5 00/3 00/5 65/12
23/7 00/5 02/3 05/5 06/5 00/7
# store 0x6c (l) in UART0+0
13/7 06/5 00/3 00/5 6c/12
23/7 00/5 02/3 05/5 06/5 00/7
# store 0x6c (l) in UART0+0
13/7 06/5 00/3 00/5 6c/12
23/7 00/5 02/3 05/5 06/5 00/7
# store 0x6f (o) in UART0+0
13/7 06/5 00/3 00/5 6f/12
23/7 00/5 02/3 05/5 06/5 00/7
# store 0x0a (\\n) in UART0+0
13/7 06/5 00/3 00/5 0a/12
23/7 00/5 02/3 05/5 06/5 00/7
# jump back up to the top
6f/7 00/5 main/8/off21>>12 main/1/off21>>11 main/10/off21>>1 main/1/off21>>20
''')
got = ''
for line in format(StringIO(inp)):
got += line + '\n'
self.maxDiff = None
self.assertEqual(got, out)
|
